Abstract-This letter presents a detailed study of transport in graphene field-effect transistors (GFETs) with various channel lengths, from 5 μm down to 90 nm, using transferred graphene grown by chemical vapor deposition. An electron-hole asymmetry observed in short-channel devices suggests a strong impact from graphene/metal contacts. In addition, for the first time, we observe a shift of the gate voltage at the Dirac point in graphene devices as a consequence of gate length scaling. The unusual shift of the Dirac point voltage has been identified as one of the signatures of short-channel effects in GFETs.
I. INTRODUCTION

D
UE to its high carrier mobility and ultrathin body, graphene has attracted tremendous attention as a channel material for future high-speed nanoelectronic devices [1] - [3] . The 2-D geometry of graphene also makes it compatible to the conventional CMOS top-down process scheme. Despite its high quality, the mechanically exfoliated graphene suffers from a low yield and lack of thickness control. In contrast, chemical vapor deposition (CVD)-grown graphene offers good uniformity over a large area. This new material provides an opportunity to perform systematic studies on graphene transport properties and leads to a potential use in VLSI technologies.
While the gate voltage corresponding to the current minimum point (Dirac point, V dirac ) has been considered to be the indicator for impurity or phonon scattering from the substrate or doping level in graphene, we demonstrated that the drain bias can also shift V dirac through short-channel effects.
II. MATERIALS AND DEVICE FABRICATION
The method that we used to prepare monolayers of graphene is similar to that in [4] . A piece of Cu foil was placed in a quartz furnace tube at 60 mtorr. The Cu foil was then heated to 875
• C in forming gas and kept at this temperature for 30 min to reduce native CuO and increase the Cu grain size. After reduction, the Cu foil was exposed to ethylene (6 sccm, 500 mtorr) at 875
• C for 30 min. PMMA was spin coated on the top of the graphene layer formed on one side of the Cu foil. The Cu foil was then dissolved in 1-M iron chloride. Subsequently, the PMMA was dissolved in hot acetone. Fig. 1 (a) and (b) shows I ds -V gate and transconductance-V gate (with V ds = 0.1 V) measured from ten random sites on a single piece of CVD graphene (∼ 1.5 cm × 1.5 cm) transferred on a 90-nm SiO 2 substrate. The device size is rather large (200 μm × 480 μm) to provide some "averaged" film quality across the chip. Excellent uniformity has been observed in our transferred CVD graphene. Fig. 2 shows arrays of back-gated graphene field-effect transistors (GFETs) with various channel lengths fabricated on single-layer CVD graphene. The gate dielectrics were 90-nm thermally grown SiO 2 . The GFET channel region and source/drain region were patterned using electron beam lithography, followed by electron beam evaporation of source/drain contact metals (5-ÅTi/300-Å Pd/200-Å Au).
III. RESULTS AND DISCUSSION
A. p-n Asymmetry
Representative I ds -V gate curves at low drain bias (V ds = 0.1 V) for four different channel lengths are shown in Fig. 3(a) . Multiple devices of each channel length were measured to obtain statistical analysis. Long-and short-channel devices exhibit 0741-3106/$26.00 © 2011 IEEE some very different characteristics: 1) Asymmetry between n-and p-branches becomes more distinct for short-channel devices, where the n-branch gets suppressed, and 2) I on /I off decreases with the decreasing channel length, where I on is defined as I ds at certain overdrive voltage (V gate − V dirac ) and I off is defined as I ds at V dirac .
To explain the observed p-n asymmetry and diverse curves from short-channel devices, we expect that contacts play more important roles in short-channel devices, which is different from long-channel devices which are dominated by the graphene channel. It has been suggested that graphene underneath metal contacts has altered energy dispersion and can be doped to be either p-or n-type depending on the work function of the metal, and depending on the polarity of carriers in graphene, charges transfer from the metal to graphene, leading to a p-p or p-n junction in graphene [5] , [6] . Our contacts (Pd) pdope the graphene underneath, and when the channel is shifted by the gate into the n-region [ Fig. 3(c) ], a p-n junction formed between the contact and channel limits the current injection and results in a lower electron current branch. On the other hand, the interfacial barrier of a p-p junction [V gate < 0 in Fig. 3(b) ] is almost transparent. Using the standard transmission line method, the contact resistances at V gate = −25 V and V gate = 25 V are 1000 and 1550 Ω · μm, respectively. We attribute the difference to the resistance of the p-n junction.
B. V dirac Versus Drain Bias
Another distinguished difference between long-and shortchannel graphene devices is shown in Fig. 4 . In a long-channel device [ Fig. 4(b) ], V dirac shifts slightly to be more negative when the drain voltage increases negatively and becomes more positive when the drain bias increases positively. A shortchannel device behaves very differently in this context. We see more pronounced shifts in short-channel devices, and the shift directions are opposite to those of the long-channel devices (Fig. 4(c) , 90-nm SiO 2 ). This is not observed for devices with 10-nm SiO 2 . We show this comparison in Fig. 5 , where the V dirac shift from V ds = −0.5 V to V ds = 0.5 V is plotted as a function of the channel length. For long-channel devices, an ambipolar device reaches its minimum current when the gate pulls the Fermi level to the point where the carrier injection from the source is equal to the injection from the drain (when ΔV gate = 1/2ΔV ds ). On the other hand, the shift in shortchannel devices is consistent with short-channel effects, with the results of the drain influencing the channel potential due to weak gate control. When the drain is in strong control, the gate needs to apply more opposite voltages to turn the device to the minimum current point. Since the V dirac shifts with the drain bias for different reasons in long-and short-channel devices, it makes more sense now why we observe quite different ΔV dirac values for the devices in Fig. 5 . As a direct result from the shortchannel effect, our short-channel devices suffer from losing the on/off ratios, as shown in Fig. 3 . To verify the theory, the same measurement was performed on devices with a 10-nm SiO 2 dielectric and is shown in Figs. 4(c) and 5. It is worth noting that the 10-nm dielectric is the thinnest back-gate dielectric used in GFET ever reported, owing to the large CVD graphene piece where visualization of graphene is unnecessary for the device fabrication. All devices with the 10-nm dielectric show about +0.5-V V dirac shift (= 1/2ΔV ds ), and no transition from the positive V dirac shift to the negative V dirac shift was observed.
How does this unusual shift of V dirac impact the output characteristics of GFETs? As shown in Fig. 6 , in our 90-nm short-channel devices, the extra current gain from the lowering of V dirac at higher V ds results in a reverse saturation characteristic (dI ds /dV ds increases with V ds ) while 5-μm devices show a normal saturation behavior. This effect needs to be carefully considered and requires a further analysis to assess the applicability of GFETs in analog and digital circuits and systems.
IV. CONCLUSION
A highly uniform large-scale monolayer of graphene has been fabricated with CVD on Cu and successfully transferred to a SiO 2 substrate. The key factors to identify short-channel effects in zero-bandgap semiconductors have been reported for the first time. Our experimental findings modify the existing pictures about V dirac in graphene and points out the impact of channel length scaling on device characteristics.
